Proceedings ICCIMA'98 Conference
Logic synthesis, Logic circuits -- Design and construction
Regular layout is a fundamental concept in VLSI design which can have application in custom design for submicron technologies, designing new architectures for fine-grain Field Programmable Gate Arrays (FPGAs) and Electrically Programmable logic Devices (EPLDs), and minimization of logic functions for existing FPGAs. PLAs are well known examples of regular layouts. Lattice diagrams are another type of regular layouts that have been recently introduced for layout-driven logic synthesis. In this paper we extend and combine theses two ideas, by introducing the multi-level PLA-like structures, composed from multi-output (pseudo) symmetrical lattice planes and other planes (multi-input, multi-output regular blocks). The main idea is to decompose a non-symmetric general function to planes, in order to realize as much as possible of the function with totally symmetric and regularly connected planes.
Perkowski, Marek; Chrzanowska-Jeske, Malgorzata; and Xu, Yang, "Multi-Level Programmable Arrays for Sub-Micron Technology Based on Symmetries" (1998). Electrical and Computer Engineering Faculty Publications and Presentations. 229.