Sponsor
Portland State University. Department of Electrical and Computer Engineering
Advisor
W. Robert Daasch
Date of Award
Fall 11-19-2014
Document Type
Thesis
Degree Name
Master of Science (M.S.) in Electrical and Computer Engineering
Department
Electrical and Computer Engineering
Physical Description
1 online resource (x, 76 pages)
Subjects
Dynamic random access memory -- Research -- Mathematical models, Electronic noise -- Testing -- Mathematical models
DOI
10.15760/etd.2101
Abstract
This thesis investigates a test method to detect the presence of Variable Retention Time (VRT) bits in manufactured DRAM. The VRT bits retention time is modeled as a 2-state random telegraph process that includes miscorrelation between test and use. The VRT defect is particularly sensitive to test and use conditions. A new test method is proposed to screen the VRT bits by simulating the use conditions during manufacturing test. Evaluation of the proposed test method required a bit-level VRT model to be parameterized as a function of temperature and voltage conditions. The complete 2-state VRT bit model combines models for the time-in-state and for the retention-time including miscorrelation. A copula is used to model the eect of miscorrelation between test and use. The proposed VRT test algorithm runtime is estimated as a function of VRT test coverage, test temperature and test voltage.
Persistent Identifier
http://archives.pdx.edu/ds/psu/13230
Recommended Citation
Kumar, Neraj, "Detection of Variable Retention Time in DRAM" (2014). Dissertations and Theses. Paper 2103.
https://pdxscholar.library.pdx.edu/open_access_etds/2103
10.15760/etd.2101