Portland State University. Department of Electrical and Computer Engineering
W. Robert Daasch
Date of Publication
Master of Science (M.S.) in Electrical and Computer Engineering
Electrical and Computer Engineering
1 online resource (v, 58 pages)
Semiconductor manufacturing companies aim to achieve shortest test times for products while maintaining the product quality. Achieving shortest test times for devices requires multiple updates to the test flow and test content. Test cost varies in direct proportion to production test time required to test chips and detect fails. This thesis presents a method to achieve shortest test times by determining when the updates are needed and what are the changes to the test flow and test content. This thesis introduces a new Adaptive Test Scheme (ATS). ATS estimates individual test fail rates dynamically, per die, and makes real-time modifications to test order and test contents. ATS computes data-driven test fail rate estimates and uses the estimates to identify the required changes and trigger updates to test flow and test content. ATS uses Bayesian statistics to model the per test fail rates and update the test orders. ATS achieves test time reductions by employing per wafer elimination. ATS also incorporates a simple quality monitor, by resetting the test content at the start of next wafer. This thesis evaluates the performance of ATS with synthetic data generated by a Monte Carlo method and with production wafer sort data for two manufactured products. The product data results show ATS reduced by 20% the total test-time for one product and by 40% for a second product, with changes in product quality level below industry targets.
In Copyright. URI: http://rightsstatements.org/vocab/InC/1.0/ This Item is protected by copyright and/or related rights. You are free to use this Item in any way that is permitted by the copyright and related rights legislation that applies to your use. For other uses you need to obtain permission from the rights-holder(s).
Gotkhindikar, Kapil Ramesh, "A Die-level Adaptive Test Scheme for Real-time Test Reordering and Elimination" (2011). Dissertations and Theses. Paper 243.