Sponsor
Portland State University. Department of Electrical and Computer Engineering
First Advisor
Marek Perkowski
Date of Publication
1-1-2010
Document Type
Thesis
Degree Name
Master of Science (M.S.) in Computer Engineering
Department
Electrical and Computer Engineering
Language
English
Subjects
Quantum computers -- Research, Computer algorithms, Quantum logic
DOI
10.15760/etd.162
Physical Description
1 online resource (viii, 61 p.)
Abstract
Reversible logic is an emerging area of research. With the rapid growth of markets such as mobile computing, power dissipation has become an increasing concern for designers (temperature range limitations, generating smaller transistors) as well as customers (battery life, overheating). The main benefit of utilizing reversible logic is that there exists, theoretically, zero power dissipation. The synthesis of circuits is an important part of any design cycle. The circuit used to realize any specification must meet detailed requirements for both layout and manufacturing. Quantum cost is the main metric used in reversible logic. Many algorithms have been proposed thus far which result in both low gate count and quantum cost. In this thesis the AP algorithm is introduced. The goal of the algorithm is to drive quantum cost down by using multiple non-blocking orders, a breadth first search, and a quantum cost reduction transformation. The results shown by the AP algorithm demonstrate that the resulting quantum cost for well-known benchmarks are improved by at least 9% and up to 49%.
Rights
In Copyright. URI: http://rightsstatements.org/vocab/InC/1.0/ This Item is protected by copyright and/or related rights. You are free to use this Item in any way that is permitted by the copyright and related rights legislation that applies to your use. For other uses you need to obtain permission from the rights-holder(s).
Persistent Identifier
http://archives.pdx.edu/ds/psu/6832
Recommended Citation
Patino, Alberto, "Reversible Logic Synthesis Using a Non-blocking Order Search" (2010). Dissertations and Theses. Paper 162.
https://doi.org/10.15760/etd.162
Comments
Portland State University. Dept. of Electrical and Computer Engineering